Senior Digital ASIC Design Engineer Synthesis (m/f/d)

IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the global market leader of automated test systems in the semiconductor industry we help the world to realize the digital transformation, enable our customers to shape the future and offer you the exciting jobs intended for pioneers.You work in international teams with a high degree of personal responsibility and short communication channels.
Your Responsibilities

Join a global, highly skilled engineering team at the heart of Advantest’s cutting edge IC test solutions. As a Digital ASIC Design Engineer, you will help create the key technologies that enable the next generation of semiconductor testing.

You will work on complex mixed signal ASICs used in Advantest’s industry leading testers, taking digital modules and subsystems from first concept all the way to silicon in the final system, giving you true end to end ownership.

In this role, you will collaborate closely with system architects and design engineers. You will generate constraints for synthesis of IP blocks and the chip top level integration. You will analyze critical paths for robust designs, keep power consumption under control, solve challenging technical problems, and deliver high quality results on schedule and at scale.

Job Duties & Responsibilities

• Architecture development for CMOS designs
• Design and RTL coding of digital and full-custom modules
• Verification on module and chip level including test plan/cases generation.
• Documentation of implemented functionality
• Constraint generation and synthesis of IP blocks and the chip top level
• Analysis of timing and power consumption
• Support for floor-planning and physical design
• Close collaboration with design partners

Your Qualifications

• University degree, Diploma or BS EE
• Background in digital design (SOC), Application Specific Integrated Circuit (ASIC) design methodologies and silicon development cycle
• Experience in Register Transfer Level (RTL) coding (Verilog and System Verilog)
• Experience with standard simulation tools for digital designs
• Basic knowledge about UNIX* or Linux* environment and using programming languages
• Technical communication, team work and problem solving skills
• English language skills

Our offer

• Flexibility
• Benefits
• Development
• Fitness
• Security

Flexibility: Flexible and trust-based working hours, 30 vacation days + option for additional vacation days, mobile working, individual part-time models and programs for extended periods of absence

Benefits: Attractive salary, share in Advantest´s success through our exceptionally appealing bonus program as well as numerous subsidies, discounts and offerings (e.g. bike leasing)

Development: Structured onboarding programs and mentoring, development discussions, technical and soft skill trainings, language courses and knowledge sessions

Fitness: Ergonomic working environment, sports and fitness options and events (e.g. Global Challenge) as well as health days

Security: Attractive company pension scheme, comprehensive insurance coverage and support in emergency situations

If you have any questions, Alena Nicolai will be happy to answer them.

Advantest
Alena Nicolai
Böblingen
+49 (0) 7031.204.8380

For further information visit: www.advantest-career.de